

			
Atty Docket No	1365.039US1	Serial No	09/769.954

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)

Filing Date: January 25, 2001

Group: 2127 21

Sheet 1 of 1

U.S. PATENT DOCU

Applicant: Dmitriy Rumynin et al.

caminer nitial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
A			,			
-	. 4,596,256	06/24/1986	Ascher, G., et al.	128	710	01/26/84
N.	4,993,421	02/19/1991	Thornton, W.E.	128	670	07/20/90
	. D. 341,423	11/16/1993	Bible, C.	D24	167	02/14/91
- A.K.	D. 377,983	02/11/1997	Sabri, M., et al.	D24	167	09/13/95
A	. D. 407,159	03/23/1999	Roberg, A.	D24	167	04/30/98
		FC	DREIGN PATENT DOCUM	ENTS		
aminer ial	Document Number	Date	Country	Class	Subclass	Translation Yes No
-			OTHER DOCUMENTS			
aminer			OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages)			
aminer ial	Booth, A.D., "	A Signed Binary M		Etc.)	Press, Reprint	ted from

Initial	
M	Booth, A.D., "A Signed Binary Multiplication Technique", Oxford University Press, Reprinted from Q.J. Mech. Appl. Math. 4:236-240, Pgs. 100-104, (1951)
MO	Dadda, L., "On Parallel Digital Multipliers", <u>Associazione Elettrontecnia ed Elettronica Italiana</u> , Reprinted from Alta Freq. 45:574-580, Pgs. 126132, (1976)
M	Dadda, L., "Some Schemes For Parallel Multipliers", <u>Assocciazione Elettrotenica ed Elettronica Italiana</u> , Reprinted from Alta Freq. 34:349-356, Pgs. 118-125, (1965)
AB	Foster, C.C., et al., "Counting Responders in an Associative Memory", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Comput. C-20:1580-1583, Pgs. 86-89, (1971)
ABO	Swartzlander, Jr., E.E., "Parallel Counters", Institute of Electrical and Electronic Engineers, Inc., Reprinted, with permission from IEEE Trans. Comput. C-22:1021-1024, Pgs. 14-17, (1973)
AILA	Wallace, C.S., "A Suggestion for a Fast Multiplier", The Institute of Electrical and Electronics Engineers, Inc., Reprinted with permission, from IEEE Trans, Electron, Comput. EC-13:14-17, Pgs. 14-17, (1964)

RECEIVED

MAR 2 7 2001

Technology Center 2100

Examiner	P. H. Malzahn	Date Considered
*Substitute Disc	losure Statement Form (PTO-1449)	



**Examiner

Initial

Sheet 1 of 1

Atty. Docket No.: 1365.039US1

Serial No. 09/769,954

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

Applicant: Dmitriy Rumynin et al.

Filing Date: January 25, 2001

Group: -2121 Zizy

U.S. PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
- 1				*		
ACS	_ 5,995,029	11/30/1999	Rvu, M.S.	341	101	10/29/97

FOREIGN PATENT DOCUMENTS

**Examiner Initial Document Number Date Country Class Subclass Translation Yes No O741354 11/06/1996 European G06F 7/60

OTHER DOCUMENTS

(Including Author, Title, Date, Pertinent Pages, Etc.)

Jones, R.F., et al., "Parallel Counter Implementation", <u>Conf. Rec. 26th</u>

<u>Asilomar Conf. Signals, Systems & Computers</u>, Vol. 1, ISBN 0-8186-3160-0, pp. 381-385, (1992)

Examiner DH Malzaha

Date Considered

With English

Abstract

Sheet 1 of 1 Form 1449* Serial No. 09/769,954 Atty. Docket No.: 1365.039US1 Applicant: Dmitriy Rumynin et al. INFORMATION DISCLOSURE STATEMENT BY APPLICANT Filing Date: January 25, 2001 Group: 2121 **21 24** (ary) (Use several sheets if neces FEB 2 8 2002 RECEIVED U.S. PATENT DOCUMENTS Filing Date **Examiner 2002If Appropriate Document Number Initial RADEN 23**Technology Center 2100**/19/70 01/11/1972 3,634,658 Brown, R.R. 09/04/1973 Wright, C.M. 235 175 05/12/72 3,757,098 08/22/84 Burrows, J.L., et al. 307 4,607,176 08/19/1986 449 03/10/1992 364 758 02/01/90 . 5,095,457 Jeong, H. Phelps, A.E., et al. 06/11/90 12/29/1992 395 800 5,175,862 FOREIGN PATENT DOCUMENTS Translation Yes No **Examiner Document Number Date Country Class Subclass 7/39 09/19/1979 United Kingdom G06F 2016181 7/52 GO6F 2062310 05/20/1981 United Kingdom

OTHER DOCUMENTS

France

'Examiner Initial

2475250

08/07/1981

Initial

(Including Author, Title, Date, Pertinent Pages, Etc.)

Fleisher, H., "Combinatorial Techniques for Performing Arithmetic and Logical Operations", <u>IBM Research Center</u>, RC-289, Research Report, pp. 1-20, (July 18, 1960)

M

Ho, I.T., et al., "Multiple Addition by Residue Threshold Functions and Their Representation By Array Logic", <u>The Institute of Electrical and Electronics</u> Engineers, Inc., Trans. Comput. C-22: 762-767, pp. 80-85, (1973)

Examiner D. H. Malzuhn

Date Considered 5/25/03

G06F

7/38

Substitute for form 1449A/PTO	Complete if Known		
INFORMATION DISCLOSURE STATEMENTARY APPLICANT	Application Number	09/769954	RECEIVED
(lese as many sheets as necessary)	Filing Date	January 25, 2001	2 2003
0 2007 5	First Named Inventor	Talwar, Suni	18N 0 5 5003
DET. 3 0 2002	Group Art Unit	2121 2124	Logy Center 2100
	Examiner Name	Unknown	Technology Center 2100
Sheet 1 of 1	Attorney Docket No:	90007.039US1 (136	35.039US1)

		US P	ATENT DOCUMENT	S		
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
XX	US-5524082	06/04/1996	Horstmann, P., et al	364	489	06/28/1991
13	US-6023566	02/08/2000	Belkhale, K., et al	395	500.03	04/14/1997

		FOREIGN PATEN	IT DOCUMENTS			
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²
Initials*	EP-0168650	01/22/1986	Darringer, J., et al	G06F	15/60	
RA	EP-0309292	03/29/1989	Nishiyama, T., et al	G06F	15/60	
33/	GB-2365636	02/20/2002	Rumynin, D, et al	G06F	7/60	
	GB-2365637	02/20/2002	Dmitriy, R	G06F	7/60	
at 1	WO-02/12995	02/14/2002	Meulemans, P	G06F	7/00	

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
A		CHAKRABORTY, S.,et al., "Synthesis of Symmetric Functions for Path-Delay Fault Testability", 12th International Conference on VLSI Design, (1999),pp. 512-517	
3XI	, and the second	DEBNATH, D., "Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing", IEICE Trans. Inf. & Syst., E80-D, 10, (1997),pp. 1001-1008	
J.		DRECHSLER, R.,et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", <u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> , 16(1), (1997),pp. 1-5	
SON .		DRECHSLER, R.,et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", <u>IEEE</u> , (1995),pp. 91-97	
AR.		JONES, JR., R., et al., "Parallel Counter Implementation", IEEE, (1992),pp. 381-385	
Sil		NIENHAUS, H.,"Efficient Multiplexer Realizations of Symmetric Functions", IEEE, (1981), pp. 522-525	
A		VASSILIADIS, S.,et al.,"7/2 Counters and Multiplication with Threshold Logic", IEEE, (1997), pp.192-196	

D. H. Malzaha **EXAMINER**

. . . .

DATE CONSIDERED 3/25/03